An interesting article by Ed Sperling, Editor in Chief for Semiconductor Engineering.

Timing Closure Issues Resurface

“Adding more features and more power states is making it harder to design chips at 10nm and 7nm.”

“Timing closure has resurfaced as a major challenge at 10nm and 7nm due to more features and power modes, increased process variation and other manufacturing-related issues.”

Read the full article:

For more information about Moortec visit:

Leave a Reply

Your email address will not be published. Required fields are marked *