Another thought provoking article by Ann Steffora Mutschler, Executive Editor at Semiconductor Engineering.

Choosing Power-Saving Techniques

“There are so many options that the best ones aren’t always obvious.”

“Engineers have come up with a long list of ways to save power in chip and system designs, but there are few rules to determine which approaches work best for any given design.”

“There is widespread confusion about what techniques should be used where, which IP or subsystem is best, and how everything should be packaged together. The choices include everything from the proper level of clock and power gating and frequency scaling.”

Read the full article:

For more information about Moortec’s high accuracy analog IP and it’s support for DVFS/AVFS visit:

Leave a Reply

Your email address will not be published. Required fields are marked *